Abstract
For example, the set pattern for input A with respect to gate G1 is {(1, 3), (2, 4)} which indicates that inputs A1 and A3 are connected to gates G11 and G13, while inputs A2 and A4 are connected to gates G12 and G14.
The interconnect set pattern for gate G1 is {(1, 2), (3, 4)}, which is different from the set pattern of any of its inputs. Note that the equation of G31 is equal to A1A3B1B3 + A2A4B2B4 + B1B3C1C3 + B2B4C2C4. This guarantees the tolerance of any single error at any of the interconnects of the inputs A, B, and C. The same applies for the remaining gates. While quadded logic guarantees tolerance of most single errors, errors occurring at the outputs of the last two stages of logic may not be corrected [9] .
The previous approaches of defect-tolerance for reliable nanoelectronics have focused on adding redundancy at the functional or unit level such as TMR [10, 11] , or gate level such as quadded logic [9] . In this paper, we propose adding redundancy at the transistor level and show that it provides higher defect tolerance than unit and gate levels and at reduced area overhead.
Adding redundancy at the transistor level itself to improve reliability is not new. Indeed, in [12, 13] transistors were employed to improve the reliability of relay networks. In this work, we investigate the effectiveness of transistor-level approach when applied to ISCAS benchmark circuits, since in [12, 13] bipolar transistors were employed with very simple circuits. We investigate circuit defect tolerance based on N 2 -that for NMOS transistors, OR-bridge and stuck-short defects produce the same behavior while AND-bridge
and stuck-open defects have the same behavior. Similarly, for PMOS transistors, OR-bridge and stuck-open defects produce the same behavior while AND-bridge and stuck-short defects have the same behavior.
Double stuck-open (or their corresponding bridge) defects are tolerated as long as they do not occur in any two parallel transistors (T 1 &T 2 or T 3 &T 4 for the structure in Figure 2 (b), and T1&T2, T 1 &T 4, T 3 &T 2 or T 3 &T 4 for the structure in Figure 2 (c)). Double stuck-short (or their corresponding bridge) defects are tolerated as long as they do not occur in any two series transistors (T 1 &T 3 , T 1 &T 4 , T 2 &T 3 or T 2 &T 4 for the structure in Figure   2 (b), and T 1 &T 3 or T 2 &T 4 for the structure in Figure 2 (c)). In addition, any triple defect that does not include two parallel stuck-open defects or two series stuck-short defects or their corresponding bridging defects is tolerated. Thus, one can easily see that using either of the quadded-transistor structures, the defect tolerance of gate implementation could be significantly improved.
It should be observed that the quadded-transistor structures have the same effective resistance as the original transistor. However, in the presence of a single defect, the worst case effective resistance of the first quaddedtransistor structure (Figure 2(b) ) is 1.5R while that of the second quadded-transistor structure (Figure 2(c) ) is 2R, where R is the effective resistance of a transistor. This occurs in the case of single stuck-open (or corresponding bridge) defects. For tolerable multiple defects, the worst case effective resistance of both structures is 2R. To reduce the impact on delay in presence of defects, the first quadded-transistor structure (Figure 2(b) ) is adopted in this work. 
Analysis of Circuit Failure Probability and Defect Tolerance
In this subsection, we analyze the circuit failure probability and defect tolerance of N 2 -transistor structure.
We first determine the probability of circuit failure given a transistor defect probability using quaddedtransistor structures. A transistor is considered defective if it does not function properly due to manufacturing defects.
Theorem I: Given a transistor defect probability, P, the probability of quadded-transistor structure failure is 3 2 2 1 2
Theorem I is proved in Appendix.
Theorem II: Given a transistor-defect probability, P, and a circuit with N quadded-transistor structures, the probability of circuit failure and circuit defect tolerance are:
Theorem II is based on the inclusion-exclusion principle [15] . The probability of circuit failure may also be computed based on the binomial distribution as ( )( )
, which produces equivalent results.
It should be observed that while the result above represents the exact circuit failure probability for stuckopen and stuck-short defects, it represents an upper bound for bridging defects. This is due to the fact that not all bridging defects that result in a faulty quadded-transistor structure result in a faulty gate behavior. For example, AND-bridging defects between gates of transistors within the same NAND gate do not change the gate behavior regardless of their multiplicity. Similarly, OR-bridging defects between gates of transistors within the same NOR gate do not change the gate behavior regardless of their multiplicity.
The quadded-transistor structure, given in Figure 2 (b), can be generalized to an N 2 -transistor structure, where N≥2. An N 2 -transistor structure is composed of N blocks connected in series with each block composed of N parallel transistors, as shown in Figure 3 . An N 2 -transistor structure guarantees defect tolerance of all defects of multiplicity less than or equal to (N-1) in the structure. Hence, a large number of multiple defects can be tolerated in a circuit implemented based on these structures.
Next, we determine the probability of circuit failure for a nona-transistor structure, where N=3.
Theorem III: Given a transistor defect probability, P, the probability of a nona-transistor structure failure is 30
Theorem III is proved in Appendix.
Similarly, given a transistor-defect probability, P, and a circuit with N nona-transistor structures, the probability of circuit failure and circuit defect tolerance are computed based on Theoem II replacing P q with
Based on the analysis of the quadded-and nona-transistor structures, it can be deduced that the probability of failure for an N 2 -transistor structure will be O(P N ). The N 2 -transistor structure, for N>2, may be applied selectively for critical gates due to its increased overhead.
An interesting advantage of the N 2 -transistor structure is that it fits well in existing design and test methodologies. In synthesis, a library of gates implemented based on the N 2 -transistor structure will be used in the technology mapping process. The same testing methodology will be used assuming testing is done at the gate level based on the single stuck-at fault model. So, the same test set derived for the original gate-level structure can be used without any change. implemented using the quadded-transistor structure, the nona-transistor structure and conventional complementary (pull-up, pull-down) CMOS implementation for stuck-open and stuck-short defects. As can be seen, the defect tolerance of gates implemented using the quadded-transistor and nona-transistor structures is significantly higher than that of conventional gate implementation. For example, for an 8-input NAND gate, with a probability of transistor failure = 10%, the gate defect tolerance for the nona-transistor structure-based design is 95%, the gate defect tolerance for the quadded-transistor structure-based design is 79%, while the gate defect tolerance for the conventional CMOS implementation is 19%. Furthermore, as the number of inputs increases, the probability of gate failure increases and defect tolerance decreases, as expected. 
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Figure 4 Gate defect tolerance comparison between quadded-transistor structure (Q), nona-transistor structure (N) and complementary CMOS.
The gate capacitance that the quadded-transistor structure induces on the gate connected to the input A is four times the original gate capacitance. This has an impact on both delay and power dissipation. However, as shown in [16] , a gate with higher load capacitance has better noise rejection curves and hence is more resistant to soft errors resulting in noise glitches.
To determine the area, delay and power impact of the quadded-transistor structure, we have designed, using proper load and drive conditions. For all the cells the drive was composed of two inverters in series and the load was composed of two inverters in parallel. The inverters were chosen from the same library. Dynamic power was measured using the .measure command in SPICE for the same period of time in both libraries. Table 1 summarizes delay, power and area characteristics of the two libraries. The delay and power consumption of cells designed based on the quadded-transistor structure are in the worst case 3.65 times more than the conventional cells and the cell area is about 3 times more.
While the quadded-transistor structure increases the area, this increase is less than other gate-level defect tolerance techniques as will be shown in the experimental results. As with all defect tolerance techniques, the increase in area, delay and power is traded off by more circuit defect tolerance. This is justified given that it is predicted that nanotechnology will provide much higher integration densities, speed and power advantages. 
Experimental Results
To demonstrate the effectiveness of the N 2 -transistor structure technique, we have performed experiments on a number of the largest ISCAS85 and ISCAS89 benchmark circuits (replacing flip-flops by inputs and outputs). Two types of permanent defects are analyzed separately: transistor stuck-open and stuck-short defects, and AND/OR bridging defects.
For evaluating circuit failure probability and defect tolerance, we adopt the simulation-based model used in [9] . We compare circuit defect tolerance based on the quadded-transistor and nona-transistor structures with the compared approaches in [9] including Triple Interwoven Redundancy (TIR) and Quadded logic. We use a complete test set T that detects all detectable single stuck-at faults in a circuit. We have used test sets generated by Mintest ATPG tool [17] . To compute the circuit failure probability, F m , resulting from injecting m defective transistors, we use the following procedure:
1. Set the number of iterations to be performed, I, to 1000 and the number of failed simulations, K, to 0.
2. Simulate the fault-free circuit by applying the test set T.
3. Randomly inject m transistor defects.
4. Simulate the faulty circuit by applying the test set T.
5. If the outputs of the fault-free and faulty circuits are different, increment K by 1.
6. Decrement I by 1 and if I is not 0 goto step 3.
Failure Rate F m =K/1000.
Assuming that every transistor has the same defect probability, P, and that defects are randomly and independently distributed, the probability of having a number of m defective transistors in a circuit with N transistors follows the binomial distribution [9] as shown below:
Assuming the number of transistor defects, m, as a random variable and using the circuit failure probability F m as a failure distribution in m, the probability of circuit failure, F, and circuit defect tolerance, DT, are computed as follows [9] : Figure 5 shows the reliability of some of the ISCAS85 benchmark circuits obtained both theoretically and experimentally based on the above simulation procedure and formulas for stuck-open and stuck short defects.
Stuck-Open & Stuck-Short Defect Analysis
As can be seen, there is almost identical match, clearly validating the derived theoretical results.
In Figure 6 , we compare the probability of circuit failure for a given percentage of stuck-open and stuckshort defects between the quadded-transistor structure (QT), nona-transistor structure (NT), quadded logic (QL) [9] and TIR logic [9] . It should be observed that TIR is a generalization of TMR logic. The comparison is made based on an 8-stage cascaded half adder circuit used in [9] . TIR logic is implemented by adding a majority gate for each sum and carry-out signal at each stage. Majority gate is also implemented as a single gate. As can be seen, adding transistor-level defect tolerance generates circuits with significantly less Figure 5 Defect tolerance obtained both theoretically (t) and experimentally (e) based on quadded-transistor structure and stuck-open and stuck-short defects.
probability of circuit failure than those that add defect tolerance at gate level (QL) and unit level (TMR). This is in addition to smaller area overhead in terms of smaller number of transistors used in the case of quaddedtransistor structure. The number of transistors in the quadded-transistor structure implementation is 512, while it is 608 for TIR logic, 1024 for quadded logic and 1152 for the nona-transistor structure.
The probability of circuit failure for TIR and TMR logic can be improved by enhancing the reliability of majority gates. We have implemented the majority gates in the 8-stage cascaded half adder TIR logic circuit based on the quadded-transistor structure (TIR-MQT) and the nona-transistor structure (TIR-MNT). As shown in Figure 6 , the defect tolerance of the implemented circuit has improved compared to TIR circuit at the expense of increased number of transistors (1280 for TIR-MQT and 2400 for TIR-MNT). However, the defect tolerance of the individual modules needs also more enhancements to improve the overall defect tolerance of the circuit. This shows an interesting potential application of the N 2 -transistor structure in improving the defect tolerance of voter-based redundancy techniques.
For TMR to be effective, a careful balance between the module size and the number of majority gates used needs to be made. For this reason, we focus comparison of the defect tolerance of ISCAS benchmark circuits between the quadded-transistor and nona-transistor structures and quadded logic. A comprehensive comparison of the probability of circuit failure between the quadded-transistor structure and the quadded logic is given in Table 2 for several percentages of injected stuck-open and stuck-short defects. For all the circuits, the quadded-transistor technique achieves significantly lower circuit failure probability than the quadded logic technique for the same and for twice the percentage of injected defects. For 10 out of 12 circuits, it achieves lower failure probability with four times the percentage of injected defects. In Table 3 , we report the defect tolerance results obtained based on the simulation procedure outlined above for the quadded-transistor structure and quadded logic approaches for several transistor defect probabilities based
on stuck-open and stuck-short defects. The effectiveness of the quadded-transistor structure technique is clearly demonstrated by the results as it achieves higher circuit defect tolerance with 4 to 5 times more transistor defect probability. This is in addition to the observation that the quadded-transistor structure technique requires nearly half the area of the quadded logic technique as indicated by the number of transistors.
In Table 4 , we report the circuit defect tolerance for the nona-transistor structure technique for several transistor defect probabilities based on stuck-open and stuck-short defects. The nona-transistor structure technique achieves higher circuit defect tolerance than the quadded logic technique with 20 times more transistor defect probability. It also achieves higher circuit defect tolerance than the quadded-transistor structure technique with 4 to 5 times more transistor defect probability. 
Bridging Defect Analysis
In order to analyze the defect tolerance of the quadded-transistor structure and the quadded logic techniques to bridging defects, the same simulation-based model was used. The experiments were performed on the same set of ISCAS circuits. The bridging defects were injected randomly between the gates of the defected transistor and one of its neighbors, located within a window of local transistors in the netlist (±8 transistors). Both AND and OR bridging defects were injected equally. It should be observed that for injecting m defective transistors due to bridges, only m/2 bridges need to be injected. Table 5 shows the results obtained for several percentages of injected bridging defects for the quaddedtransistor and the quadded logic techniques. As can be seen, the quadded-transistor structure technique exhibits a much lower failure probability than quadded-logic technique. The quadded-transistor structure technique achieves failure rates lower than quadded-logic for the same and twice the percentage of injected bridging faults. For 0.25% of injected defects, it achieves failure rates nine times less than quadded-logic and three times less for 0.5% of injected defects in most of the circuits. It should be observed that for the same percentage of defective transistors, the failure rate for bridging defects is less than that of stuck-open and stuckshort defects. This is due to the fact that not all bridging defects will result in a faulty gate behavior. In order to minimize the required CPU intensive simulations and since the defect tolerance of circuits in the presence of stuck-open and stuck short defects is a lower bound on that in the presence of bridge defects, the defect tolerance of the nona-transistor structure with respect to bridging defects is not performed.
Conclusion
In this work, we have investigated a defect tolerant technique based on adding redundancy at the transistor level. The proposed technique provides defect tolerance against a large number of permanent defects including stuck-open, stuck-short and bridging defects. Experimental results have demonstrated that the proposed technique provides significantly less circuit failure probability and higher defect tolerance than recently investigated techniques based on gate level (quadded logic) and unit level (Triple modular redundancy). This improvement is achieved at less area overhead; for example 50% less transistors than quadded logic in the case of using the quadded-transistor structure. The results have been investigated theoretically and by simulation using large ISCAS 85 and 89 benchmark circuits.
Whilst the paper focused on tolerance of transistor defects, the proposed technique is capable of tolerating defects in interconnect, which is seen by many researchers as a source of unreliability in nanodevices. This can be achieved by using four parallel interconnect lines to connect the driving gate to the four transistors in a quadded-transistor structure. This attractive feature adds to the credibility of the proposed approach for reliable nanoelectronics. 
Proof of Theorem I:
If there are only two defective transistors in a quadded-transistor structure, then we have four possible pairs
of stuck-open and stuck short defects. In all cases, only one of those pair of defects produces an error. Thus, the probability of failure in this case is ( ) 2 2 1 2 4 * 4
If we assume that three transistors are defective, then we have eight possible combinations of stuck-open and stuck short defects. In all cases, five out of those combinations produce an error. Thus, the probability of failure in this case is ( )
If four transistors are assumed defective, then in this case there will always be an error and the probability of failure is 
Proof of Theorem III:
If there are only two defective transistors in a nona-transistor structure, the defect will always be tolerated. If there are three defective transistors in a nona-transistor structure, then we have eight possible combinations of stuck-open and stuck short defects. In all cases, only one of those combinations of defects produces an error for 3 unique parallel (stuck-open) and 27 unique series (stuck-short) defective transistor structures. Thus, the probability of failure in this case is ( ) Moreover, only one hundred and fifty eight of those combinations produce an error for 1 series transistor structure which is overlapping with parallel transistor structures. Also, two hundred and seven combinations produce an error for the other 8 series transistor structures which are overlapping with parallel transistor structures. There are no series transistor structures which are non-overlapping with parallel transistor structures. Thus, the probability of failure in this case is 
